Title :
Face Recognition HW/SW IP implementation and validation for high reliability using a Virtual Platform
Author :
Miyoung Lee ; Hyuk Kim ; Youngseok Baek ; Seongmin Kim ; Bontae Koo ; Joohyun Lee
Author_Institution :
SoC Res. Dept., Electron. & Telecommun. Res. Inst., Daejeon, South Korea
Abstract :
This paper presents design details of a Virtual Platform (VP) which is used for developing real time hardwired face recognition system. VP is promising technology to develop complex HW/SW system because it enables the simultaneous development of hardware and software. We have implemented a Virtual Platform and we used it for developing FPGA based face recognition system. The hardware portion is modeled with Transaction Level Model (TLM) in early phase of development. After hardware have been implemented, TLM model is substituted with real hardware system. The software is simultaneously developed with TLM hardware model and SW/HW integrity verification is seamlessly done by substituting TLM model with FPGA based real hardware. TLM model was efficient because it was much faster than RTL model and it can be seamlessly interfaced with SW development environment of virtual platform. FPGA based face recognition system was fully verified using application software running on virtual platform.
Keywords :
face recognition; field programmable gate arrays; hardware-software codesign; FPGA based face recognition system; HW/SW IP implementation; HW/SW system; hardwired face recognition system; high reliability; transaction level model; virtual platform; Boards; Face recognition; Field programmable gate arrays; Hardware; IP networks; Time-domain analysis; Time-varying systems; Face Recognition; Virtual Platform;
Conference_Titel :
Consumer Electronics (ISCE), 2015 IEEE International Symposium on
Conference_Location :
Madrid
DOI :
10.1109/ISCE.2015.7177817