Title :
Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements
Author :
Sehun Kook ; Hyun Woo Choi ; Chatterjee, Avhishek
Author_Institution :
Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA
fDate :
3/1/2013 12:00:00 AM
Abstract :
A low-cost linearity test methodology for high-resolution analog-to-digital converters (ADCs) is presented in this paper. Linearity testing of ADCs requires high-precision digital-to-analog conversion (DAC) capability, commonly 3-bit higher resolution than the ADC under test. Further, a large number of ADC output data samples must be collected making conventional histogram testing impractical for high-resolution ADCs with 18-24 bit precision. In the proposed test methodology, two low-precision and low-cost DACs are used to generate a high-resolution ADC test stimulus. Significant reductions in test cost and test time are achieved by using low-cost instrumentation and by making fewer measurements than required for conventional histogram test. A least-squares-based polynomial fitting approach is used to determine the transfer function of the ADC under test. The generated transfer function is used to compute the non-linearity of the ADC accurately. No assumption is made regarding the linearity of the lower precision signal generators (DACs) used in the testing procedure. Software simulations and hardware experiments are performed to validate the proposed test methodology.
Keywords :
analogue-digital conversion; circuit testing; digital-analogue conversion; least squares approximations; polynomials; transfer functions; ADC under test; generated transfer function; high-precision digital-to-analog conversion; high-resolution ADC test stimulus; high-resolution analog-to-digital converters; histogram testing; least-squares-based polynomial fitting approach; low-cost instrumentation; low-cost linearity test methodology; low-resolution DAC-driven linearity testing; lower precision signal generators; polynomial fitting measurements; software simulations; word length 18 bit to 24 bit; word length 3 bit; Histograms; Linearity; Polynomials; Potentiometers; Testing; Transfer functions; Analog-to-digital converters (ADCs); automated test equipment (ATE); built-in-self-test (BIST); device under test (DUT); differential nonlinearity; digital-to-analog converters (DACs); integral nonlinearity;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
DOI :
10.1109/TVLSI.2012.2190433