DocumentCode
739673
Title
All-pMOS 50-V Charge Pumps Using Low-Voltage Capacitors
Author
Emira, A. ; AbdelGhany, M. ; Elsayed, Mohamed ; Elshurafa, A.M. ; Sedky, S. ; Salama, Khaled N.
Author_Institution
Dept. of Electron. & Commun. Eng., Cairo Univ., Giza, Egypt
Volume
60
Issue
10
fYear
2013
Firstpage
4683
Lastpage
4693
Abstract
In this paper, two high-voltage charge pumps (CPs) are introduced. In order to minimize the area of the pumping capacitors, which dominates the overall area of the CP, high-density capacitors have been utilized. Nonetheless, these high-density capacitors suffer from low breakdown voltage, which is not compatible with the targeted high-voltage application. To circumvent the breakdown limitation, a special clocking scheme is used to limit the maximum voltage across any pumping capacitor. The two CP circuits were fabricated in a 0.6- μm CMOS technology with poly0-poly1 capacitors. The output voltage of the two CPs reached 42.8 and 51 V, whereas the voltage across any capacitor did not exceed the value of the input voltage. Compared with other designs reported in the literature, the proposed CP provides the highest output voltage, which makes it more suitable for tuning MEMS devices.
Keywords
CMOS integrated circuits; capacitors; charge pump circuits; clocks; micromechanical devices; CMOS technology; MEMS devices; charge pumps; clocking scheme; low-voltage capacitors; pMOS; pumping capacitors; voltage 50 V; Capacitors; Charge pumps; Clocks; Logic gates; MOSFETs; Threshold voltage; Charge pump (CP); MEMS interface; dc–dc converters; high voltage; polarization voltage;
fLanguage
English
Journal_Title
Industrial Electronics, IEEE Transactions on
Publisher
ieee
ISSN
0278-0046
Type
jour
DOI
10.1109/TIE.2012.2213674
Filename
6272344
Link To Document