• DocumentCode
    742895
  • Title

    Evaluation of the Potential Performance of Graphene Nanoribbons as On-Chip Interconnects

  • Author

    Rakheja, Shaloo ; Kumar, Vipin ; Naeemi, Azad

  • Author_Institution
    Microelectron. Res. Center, Georgia Inst. of Technol., Atlanta, GA, USA
  • Volume
    101
  • Issue
    7
  • fYear
    2013
  • fDate
    7/1/2013 12:00:00 AM
  • Firstpage
    1740
  • Lastpage
    1765
  • Abstract
    Interconnects are considered as one of the grandest challenges that gigascale and terascale integrations face because of the delay they add to critical paths, the power they dissipate, the noise and jitter they induce on one another, and their vulnerability to electromigration. Recent studies on novel computational state variables such as electron spin have demonstrated that interconnects will continue to be an ever-growing challenge, even for post-complementary metal-oxide-semiconductor (CMOS) switches. The novel 2-D carbon-based material graphene has demonstrated remarkable electrical properties that make it a viable candidate to implement interconnects in both electrical and spintronic domains. In this paper, physical models of the electron transport parameters such as electron mean free path (MFP), diffusion coefficient, mobility, and resistance per unit length are presented for both bulk (2-D) and narrow (1-D) graphene nanoribbons (GNRs) as a function of the interconnect dimensions, edge roughness, and Fermi-energy shift. The potential of multilayer GNR (ML-GNR) as electrical interconnects is explored by taking into account the finite interlayer resistivity between the multiple layers within the ML-GNR stack. The spin-relaxation length in graphene is obtained using some theoretical estimates on the spin-orbit coupling (SOC) introduced due to ripples in graphene. It is found that, in pure graphene, the spin-relaxation length could be longer than 10 μm; however, the presence of adatoms limits the spin-relaxation length in graphene to only 1-2 μm at room temperature. The models developed in this paper are used to benchmark graphene interconnects against their conventional copper/low- κ interconnects in both electrical and spintronic domains. The results offer important insights about the advantages and limitations of graphene interconnects and provide guidelines for technology development for this emerging interconnect technology.
  • Keywords
    CMOS integrated circuits; carrier mobility; electric resistance; graphene; integrated circuit interconnections; 2D carbon based material graphene; CMOS switch; carier mobility; complementary metal oxide semiconductor; diffusion coefficient; electrical interconnect; electron mean free path; electron transport parameter; finite interlayer resistivity; graphene nanoribbon; on-chip interconnects; performance evaluation; resistance per unit length; spin relaxation length; spin-orbit coupling; Conductivity; Delays; Edge detection; Graphene; Integrated circuit interconnections; Magnetoelectronics; Resistance; All-spin logic; edge roughness; graphene; interconnects; multilayer graphene; spin injection and transport efficiency (SITE);
  • fLanguage
    English
  • Journal_Title
    Proceedings of the IEEE
  • Publisher
    ieee
  • ISSN
    0018-9219
  • Type

    jour

  • DOI
    10.1109/JPROC.2013.2260235
  • Filename
    6520870