Title :
Adaptive Cache Aware Bitier Work-Stealing in Multisocket Multicore Architectures
Author :
Quan Chen ; Minyi Guo ; Zhiyi Huang
Author_Institution :
Dept. of Comput. Sci. & Eng., Shanghai Jiao Tong Univ., Shanghai, China
Abstract :
Modern multicore computers often adopt a multisocket multicore architecture with shared caches in each socket. However, traditional work-stealing schedulers tend to pollute the shared cache and incur more cache misses due to their random stealing. To relieve this problem, this paper proposes an Adaptive Cache-Aware Bi-tier work-stealing (A-CAB) scheduler. A-CAB improves the performance of memory-bound applications by reducing memory footprint and cache misses of tasks running inside the same CPU socket. A-CAB adaptively uses a DAG partitioner to divide an execution Directed Acyclic Graph (DAG) into the intersocket tier and the intrasocket tier. Tasks in the intersocket tier are scheduled across sockets while tasks in the intrasocket tier are scheduled within the same socket. Experimental results tell us that A-CAB can improve the performance of memory-bound applications up to 74.4 percent compared with the traditional work-stealing.
Keywords :
cache storage; directed graphs; shared memory systems; A-CAB scheduler; CPU socket; DAG partitioner; adaptive cache aware bitier work-stealing; adaptive cache-aware bi-tier work-stealing scheduler; cache misses; directed acyclic graph; intersocket tier; intrasocket tier; memory footprint reduction; memory-bound applications; multicore computers; multisocket multicore architectures; random stealing; shared caches; work-stealing schedulers; Cache memory; Instruction sets; Iterative methods; Multicore processing; Optimal scheduling; Cache aware; divide-and-conquer programs; multisocket multicore architectures; work-stealing;
Journal_Title :
Parallel and Distributed Systems, IEEE Transactions on
DOI :
10.1109/TPDS.2012.322