• DocumentCode
    746232
  • Title

    Inference of message sequence charts

  • Author

    Alur, Rajeev ; Etessami, Kousha ; Yannakakis, Mihalis

  • Author_Institution
    Dept. of Comput. & Inf. Sci., Pennsylvania Univ., Philadelphia, PA, USA
  • Volume
    29
  • Issue
    7
  • fYear
    2003
  • fDate
    7/1/2003 12:00:00 AM
  • Firstpage
    623
  • Lastpage
    633
  • Abstract
    Software designers draw message sequence charts for early modeling of the individual behaviors they expect from the concurrent system under design. Can they be sure that precisely the behaviors they have described are realizable by some implementation of the components of the concurrent system? If so, can we automatically synthesize concurrent state machines realizing the given MSCs? If, on the other hand, other unspecified and possibly unwanted scenarios are "implied" by their MSCs, can the software designer be automatically warned and provided the implied MSCs? In this paper, we provide a framework in which all these questions are answered positively. We first describe the formal framework within which one can derive implied MSCs and then provide polynomial-time algorithms for implication, realizability, and synthesis.
  • Keywords
    formal verification; program testing; system recovery; concurrent state machines; concurrent system; deadlock freedom; formal verification; message sequence charts; polynomial-time algorithms; requirements analysis; software designer; Algorithm design and analysis; Automata; Formal verification; Pattern analysis; Pattern matching; Polynomials; Software design; System recovery; Timing; Unified modeling language;
  • fLanguage
    English
  • Journal_Title
    Software Engineering, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    0098-5589
  • Type

    jour

  • DOI
    10.1109/TSE.2003.1214326
  • Filename
    1214326