Recent Research on Bloch Line Memory

Chip organization of Bloch line memory having major-line minor-loop scheme is presented on the basis of preliminary experiments and computer simulation. The bubble propagation major-line is composed of two level zigzag conductors. Minor-loops are stripe domain walls surrounding completely grooved regions. Practical methods for Bloch line writing and sensing are also presented including stripe domain stretching and initiation.