Title :
Heat Generation and Transport in Nanometer-Scale Transistors
Author :
Pop, Eric ; Sinha, Sanjiv ; Goodson, Kenneth E.
Author_Institution :
Dept. of Electr. Eng., Stanford Univ., CA
Abstract :
As transistor gate lengths are scaled towards the 10-nm range, thermal device design is becoming an important part of microprocessor engineering. Decreasing dimensions lead to nanometer-scale hot spots in the transistor drain region, which may increase the drain series and source injection electrical resistances. Such trends are accelerated by the introduction of novel materials and nontraditional transistor geometries, including ultrathin body, FinFET, or nanowire devices, which impede heat conduction. Thermal analysis is complicated by subcontinuum phenomena including ballistic electron transport, which reshapes the heat generation region compared with classical diffusion theory predictions. Ballistic phonon transport from the hot spot and between material boundaries impedes conduction cooling. The increased surface to volume ratio of novel transistor designs also leads to a larger contribution from material boundary thermal resistance. This paper surveys trends in transistor geometries and materials, from bulk silicon to carbon nanotubes, along with their implications for the thermal design of electronic systems
Keywords :
MOSFET; carbon nanotubes; heat transfer; integrated circuit packaging; nanoelectronics; nanowires; thermal management (packaging); 10 nm; FinFET; ballistic electron transport; ballistic phonon transport; carbon nanotubes; diffusion theory predictions; drain series electrical resistances; electronic systems; heat generation; heat transport; hot spots; material boundary thermal resistance; microprocessor engineering; nanometer-scale transistors; nanowire devices; source injection electrical resistances; thermal analysis; thermal design; thermal device design; transistor drain region; transistor gate lengths; Acceleration; Conducting materials; Design engineering; Electric resistance; Geometry; Microprocessors; Surface impedance; Surface resistance; Thermal engineering; Thermal resistance; Ballistic; MOSFET; Monte Carlo; carbon nanotubes; germanium-on-insulator (GOI); heat generation; nonequilibrium; phonon; power density; scaling; silicon-on-insulator (SOI); temperature;
Journal_Title :
Proceedings of the IEEE
DOI :
10.1109/JPROC.2006.879794