Scheme for distributing high-speed clock signals in a large digital system

The details of a clock distribution circuit for a large digital system operating at 250 MHz are presented. The arrangement provides pulse compression control and preserves the clock timing at the 100 ps level even when parts of the circuit are replaced.