Title :
VLSI implementation of two-dimensional DCT processor in real time for video codec
Author :
Jain, P.C. ; Schlenk, W. ; Riegel, M.
Author_Institution :
Central Electron. Eng. Res. Inst., Pilani, India
fDate :
8/1/1992 12:00:00 AM
Abstract :
A new VLSI circuit for computing the two-dimensional discrete cosine transform (2D-DCT) using the Philips fast computational algorithm for a video codec in real time has been designed and tested using 1-μm CMOS standard cell technology. This processor requires a minimum number of arithmetic components and satisfies the CCITT standards using a minimum possible number of bits for cosine coefficients and internal word length compared to other architectures. The architecture is so flexible that it can be used for inverse DCT processing just by changing the control signals. The architecture works in real time at a 32-MHz rate. The processor can be used for still picture and motion video compression. Due to its high-speed processing capability it can be used in video codecs at different bit rates
Keywords :
CMOS integrated circuits; VLSI; codecs; data compression; digital signal processing chips; discrete cosine transforms; image processing; real-time systems; video equipment; 1 micron; 1-μm CMOS standard cell technology; 2D-DCT; 32 MHz; CCITT standards; Philips fast computational algorithm; VLSI circuit; arithmetic components; bit rates; control signals; cosine coefficients; inverse DCT processing; motion video compression; real time processing; still picture; two-dimensional DCT processor; two-dimensional discrete cosine transform; video codec; word length; Algorithm design and analysis; Arithmetic; CMOS technology; Circuit testing; Code standards; Discrete cosine transforms; Signal processing; Very large scale integration; Video codecs; Video compression;
Journal_Title :
Consumer Electronics, IEEE Transactions on
