Title :
DCT/IDCT processor design for high data rate image coding
Author :
Slawecki, Darren ; Li, Weiping
Author_Institution :
Dept. of Comput. Sci. & Electr. Eng., Lehigh Univ., Bethlehem, PA, USA
fDate :
6/1/1992 12:00:00 AM
Abstract :
Computation of the discrete cosine transform (DCT) and its inverse (IDCT) at a high data rate is considered. The issues involved in the design of special-purpose VLSI processors are discussed, and an 8×8 2-D DCT/IDCT processor chip that can be used for high rate image and video coding is presented. A recently published algorithm for computing the DCT and its inverse is outlined. The processor architecture based on the algorithm is presented. Details of functional units and special circuits are discussed. The 8×8 2-D DCT/IDCT processor chip measures 7.9×9.2 mm2. It is designed using the MOSIS 2 μm scalable CMOS technology. It takes 16-b inputs. uses 16-b internal memory for coefficients and data, and generates 16-b outputs. A single input line determines if the chip computes the DCT or the IDCT. The chip is highly pipelined with a latency of 127 cycles and a maximum delay time of 18 ns between any two pipeline stages
Keywords :
CMOS integrated circuits; VLSI; computerised picture processing; digital signal processing chips; encoding; pipeline processing; transforms; 16 bit; 18 ns; 2 micron; 2-D DCT/IDCT processor chip; MOSIS scalable CMOS technology; coefficients; delay time; discrete cosine transform; high data rate; image coding; inverse discrete cosine transform; pipeline stages; processor architecture; special-purpose VLSI processors; video coding; CMOS technology; Circuits; Computer architecture; Delay; Discrete cosine transforms; Image coding; Process design; Semiconductor device measurement; Very large scale integration; Video coding;
Journal_Title :
Circuits and Systems for Video Technology, IEEE Transactions on
