A Magnetic Approach to Upset Prediction of Logic Latches

This paper explores the feasibility of introducing saturable magnetic cores into the circuit topology of a basic R-S latch to simultaneously decrease sensitivity to electrical transient upset and allow retention of logic state information with loss of power. Operational circuit equations are developed in detail, as are laboratory results of upset testing of an illustrated design example using standard T2L NAND gates.