DocumentCode
850191
Title
Current-mode CMOS latched quaternary threshold logic full adder
Author
Current, K.W.
Author_Institution
Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA
Volume
28
Issue
13
fYear
1992
fDate
6/18/1992 12:00:00 AM
Firstpage
1273
Lastpage
1275
Abstract
A current-mode CMOS circuit that realises the latched quaternary threshold logic full adder function has been realised in standard polysilicon-gate CMOS technology. In its FOLLOW mode, the quaternary full adder accepts two quaternary inputs and a binary CARRY input and develops a two-quaternary-digit output word that is the base-four sum of the inputs. In the HOLD mode, these output states are held by a eight-valued current-mode latch subcircuit. A current-mode CMOS latched quaternary threshold logic full adder circuit is presented and experimental performance described.
Keywords
CMOS integrated circuits; VLSI; adders; integrated logic circuits; many-valued logics; threshold logic; FOLLOW mode; HOLD mode; base-four sum; binary CARRY input; current-mode CMOS circuit; eight-valued current-mode latch subcircuit; experimental performance; latched quaternary threshold logic full adder; polycrystalline Si gate; polysilicon-gate CMOS; quaternary full adder; two-quaternary-digit output word;
fLanguage
English
Journal_Title
Electronics Letters
Publisher
iet
ISSN
0013-5194
Type
jour
DOI
10.1049/el:19920806
Filename
144381
Link To Document