DocumentCode
851523
Title
Digital column readout architecture for the ATLAS pixel 0.25 μm front end IC
Author
Mandelli, E. ; Blanquart, L. ; Denes, P. ; Einsweiler, K. ; Marchesini, R. ; Meddeler, G. ; Ackers, M. ; Fischer, P. ; Comes, G. ; Peric, I.
Author_Institution
Lawrence Berkeley Nat. Lab., CA, USA
Volume
49
Issue
4
fYear
2002
fDate
8/1/2002 12:00:00 AM
Firstpage
1774
Lastpage
1777
Abstract
A fast low noise, limited power, radiation-hard front-end chip was developed for reading out the Atlas Pixel Silicon Detector. As in the past prototypes, every chip is used to digitize and read out charge and time information from hits on each one of its 2880 inputs. The basic column readout architecture idea was adopted and modified to allow a safe transition to quarter micron technology. Each pixel cell, organized in a 160×18 matrix, can be independently enabled and configured in order to optimize the analog signal response and to prevent defective pixels from saturating the readout. The digital readout organizes hit data coming from each column, with respect to time, and output them on a low-level serial interface. A considerable effort was made to design state machines free of undefined states, where single-point defects and charge deposited by heavy ions in the silicon could have led to unpredicted forbidden states.
Keywords
amplifiers; nuclear electronics; readout electronics; silicon radiation detectors; Atlas Pixel Silicon Detector; Si; analog signal response; column readout architecture; digital readout; quarter micron technology; radiation-hard front-end chip; single-point defects; state machines; unpredicted forbidden states; Digital integrated circuits; Integrated circuit noise; Integrated circuit technology; Laboratories; Large Hadron Collider; Particle accelerators; Proton accelerators; Prototypes; Radiation detectors; Silicon;
fLanguage
English
Journal_Title
Nuclear Science, IEEE Transactions on
Publisher
ieee
ISSN
0018-9499
Type
jour
DOI
10.1109/TNS.2002.801528
Filename
1043500
Link To Document