DocumentCode :
86961
Title :
Re-examining Chemical Mechanical Polishing Pattern Effects Considering Slurry Selectivity
Author :
Tianyu Ma ; Lan Chen ; He Cao ; Fei Yang
Author_Institution :
Inst. of Microelectron., Beijing, China
Volume :
26
Issue :
4
fYear :
2013
fDate :
Nov. 2013
Firstpage :
549
Lastpage :
555
Abstract :
Chip surface topography after chemical mechanical polishing (CMP) process is determined by both process conditions and layout geometric characteristics. In Cu interconnect CMP, slurry used in P3 stage may have a higher copper remove rate or a higher dielectric remove rate, and this difference in slurry selectivity will result in different surface topography. In order to study the influence of slurry selectivity on CMP pattern effects, test chips containing different line width/space arrays are designed and they are fabricated in two typical process conditions. Surface topography of the arrays is measured by an atomic force profiler (AFP) and cross-sectional images are acquired using a scanning electron microscope (SEM) after CMP. Measurement results in two process conditions are compared, and the effects of layout geometric parameters on metal dishing are also analyzed. For large features, dishing changes obviously with density; while for small features, dishing is less affected by density. Also, a new phenomenon is observed: morphology of the copper line after P3 changes with width/space parameters. Line edges are protruding in some arrays, and this protrusion disappears in others. This phenomenon is believed to be due to different selectivity of the slurries used in P2 and P3 stages.
Keywords :
atomic force microscopy; chemical mechanical polishing; copper; integrated circuit interconnections; integrated circuit layout; integrated circuit measurement; integrated circuit metallisation; integrated circuit testing; scanning electron microscopy; surface topography measurement; Cu; P2 stage; P3 stage; atomic force profiler; chemical mechanical polishing pattern effects; chip surface topography; cross sectional image; layout geometric characteristic; scanning electron microscope; slurry selectivity; surface topography measurement; Copper; Dielectrics; Layout; Slurries; Surface topography; Surface treatment; Cu interconnect; chemical mechanical polishing; dishing; erosion; slurry selectivity;
fLanguage :
English
Journal_Title :
Semiconductor Manufacturing, IEEE Transactions on
Publisher :
ieee
ISSN :
0894-6507
Type :
jour
DOI :
10.1109/TSM.2013.2278855
Filename :
6582538
Link To Document :
بازگشت