200 MHz counter/shift-register stage

The letter describes the principles of operation and practical design of a 200 MHz counter/shift register with only 50mW power consumption. The performance is achieved by using stacked long-tailed pairs to realise a double-rank or master¿slave logic function. It is shown that this circuit arrangement is such as to fully exploit present integrated-circuit-fabrication techniques.