Abstract :
A practical method for evaluating parasitic bulk resistances in junction FETs is described. The method does not require a knowledge of the actual device geometry or dimensions. It is shown that parasitic bulk resistances make up a substantial portion of measured open-channel resistance.
