DocumentCode
898305
Title
NMOS multiplexer for fiber optics
Author
Jeung, Yeun C. ; Daly, James C.
Volume
20
Issue
2
fYear
1985
fDate
4/1/1985 12:00:00 AM
Firstpage
596
Lastpage
597
Abstract
The design, layout, and testing of a 5 Mb/s digital multiplexer using 2-μm design rules for fiber-optic applications are described. Using a common 10-bit bus, the chip reads data from 16 sources in response to a DATA READY signal. Serial output includes a parity bit and is sent to an LED driver. Handshaking, sequential control, parity checking, and data formatting are covered.
Keywords
Digital integrated circuits; Field effect integrated circuits; Multiplexing equipment; Optical communication equipment; Optical fibres; digital integrated circuits; field effect integrated circuits; multiplexing equipment; optical communication equipment; optical fibres; Clocks; Counting circuits; Feeds; Light emitting diodes; MOS devices; Multiplexing; Optical fiber testing; Optical fibers; Shift registers; Signal generators;
fLanguage
English
Journal_Title
Solid-State Circuits, IEEE Journal of
Publisher
ieee
ISSN
0018-9200
Type
jour
DOI
10.1109/JSSC.1985.1052351
Filename
1052351
Link To Document