DocumentCode :
898515
Title :
A Multiplexing/Demultiplexing Transceiver for 565-Mbit/s Fiber-Optic Links
Author :
Mudd, Mark S J ; Taylor, David G. ; Wood, Ian C. ; Childs, J.C. ; Saul, Peter H.
Volume :
20
Issue :
3
fYear :
1985
fDate :
6/1/1985 12:00:00 AM
Firstpage :
708
Lastpage :
714
Abstract :
A high-performance silicon bipolar integrated circuit used in a 565-Mbit/s multiplex and optical-fiber transmission system will be described. The paper includes a functional description of the coder/decoder together with details of circuit design and layout techniques used to realize this demanding performance requirement. Measured results are presented which confirm the computer predicted performance. The LSI chip contains over 8000 components with gate delays as low as 250 ps.
Keywords :
Digital communication; Large-scale circuits; Multiplexing; Optical communication equipment; Bipolar integrated circuits; Circuit synthesis; Decoding; Demultiplexing; Integrated circuit measurements; Integrated optics; Large scale integration; Semiconductor device measurement; Silicon; Transceivers;
fLanguage :
English
Journal_Title :
Solid-State Circuits, IEEE Journal of
Publisher :
ieee
ISSN :
0018-9200
Type :
jour
DOI :
10.1109/JSSC.1985.1052372
Filename :
1052372
Link To Document :
بازگشت