Title :
A 19-ns 250-mW CMOS erasable programmable logic device
Author :
Pathak, Jagdish ; Kurkowski, Hal ; Pugh, Robert ; Shrivastava, Ritu ; Jenne, Frederick B.
fDate :
10/1/1986 12:00:00 AM
Abstract :
A 19-ns 250-mW erasable programmable logic device using 1.2-μm n-well CMOS EPROM technology is described. CMOS EPROM technology and new circuit techniques give smaller die and lower power than SSI/MSI logic components without compromising speed. A novel cell current tracking, temperature-compensated sense amplifier is used to enhance performance and reduce power. The versatile macrocell makes the logic implementation simpler, and the EPROM technology gives improved programmability and reliability.
Keywords :
CMOS integrated circuits; Cellular arrays; Integrated logic circuits; Logic design; cellular arrays; integrated logic circuits; logic design; CMOS technology; Dielectric substrates; EPROM; Fuses; Logic devices; Programmable logic arrays; Programmable logic devices; Space technology; Testing; Threshold voltage;
Journal_Title :
Solid-State Circuits, IEEE Journal of
DOI :
10.1109/JSSC.1986.1052606