DocumentCode :
911972
Title :
SPICE Modeling for Small Geometry MOSFET Circuits
Author :
Yang, Ping ; Chatterjee, Pallab K.
Author_Institution :
VLSI Laboratory, Texas Instruments, Dallas, TX, USA
Volume :
1
Issue :
4
fYear :
1982
fDate :
10/1/1982 12:00:00 AM
Firstpage :
169
Lastpage :
182
Abstract :
VLSI circuit simulation requires computationally efficient MOSFET models. In this paper, VLSI circuit simulator models for the active device and some important passive devices are described. A quasi-physical short channel MOSFET current model is derived. This current model contains both above-threshold and subthreshold components. The values of the model parameter are extracted automatically from measured I-V data. The reduction in process information in this representation is shown to be tolerable using a proper quantization of the geometry and device type space. Narrow width effect is also included. A charge conserving MOSFET capacitor model is also given. The importance of the parasitic devices on VLSI circuit is shown and a model for the fringing capacitance due to finite gate thickness is introduced. A "process box" based on the statistical variation of parameters is extracted from a completely automated device characterization system. Experimental results indicate that the width and length are independent random variables. This statistical information allows the circuit response to be simulated across the process window.
Keywords :
Capacitors; Circuit simulation; Computational modeling; Data mining; Information geometry; MOSFET circuits; Quantization; SPICE; Solid modeling; Very large scale integration;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/TCAD.1982.1270008
Filename :
1270008
Link To Document :
بازگشت