A proposed vertical channel variable resistance FET

A simple FET based on a vertical channel configuration is proposed for use as a variable resistor. By tailoring the shape of the channel plan geometry, a large range of log-linear conductance variation may be achieved within a single device. The principle may be used to give other laws of conductance variation and could have application to FETs operating in the power range.