Sequential generators using read-only memories

A sequential generator for the chainig for logic or arithmetic functions is described which uses low-cost and fast-access-time read-only memories. The generator proposed enables memory capacity to be considerably reduced by use of a multiplexer and an adder, and is claimed to give a considerable time saving over classical methods.