The Generation of Completion Signals in Iterative Combinational Circuits

It is shown that, if a flow table has synchronizing sequences, they can be used, at little added cost, to reduce substantially the average delay in combinational iterative realizations that generate completion signals. This constitutes a generalization of earlier work by Waite. Some quantitative results are presented indicating the extent of speed up to be expected.