Title :
Signature Analysis of Dispatch Schemes in Wafer Fabrication
Author :
Dayhoff, Judith E. ; Atherton, Robert W.
Author_Institution :
Judith Dayhoff & Associates, Inc., CA
fDate :
12/1/1986 12:00:00 AM
Abstract :
Signature analysis is used to characterize lot dispatch priority schemes in wafer fabrication, a complex manufacturing operation. A number of idealized dispatch schemes are evaluated using a comprehensive assessment criterion. The production system analyzed in this paper is large in comparison to previous studies on manufacturing scheduling. Real dispatch schemes depend strongly on the characteristics of human implementation. Signature analysis provides the basis for measuring organizational performance by comparing formal dispatch schemes with each other and with actual dispatch schemes used in wafer fabrication.
Keywords :
Integrated circuit fabrication; Manufacturing; Fabrication; Integrated circuit manufacture; Integrated circuit modeling; Job shop scheduling; Manufacturing processes; Operations research; Production facilities; Production systems; Semiconductor device modeling; Semiconductor process modeling;
Journal_Title :
Components, Hybrids, and Manufacturing Technology, IEEE Transactions on
DOI :
10.1109/TCHMT.1986.1136660