DocumentCode
969828
Title
Polysilicon emitter p-n-p transistors
Author
Maritan, Cheryl M. ; Tarr, N. Garry
Author_Institution
Dept. of Electron., Carleton Univ., Ottawa, Ont., Canada
Volume
36
Issue
6
fYear
1989
fDate
6/1/1989 12:00:00 AM
Firstpage
1139
Lastpage
1144
Abstract
In-situ boron-doped polysilicon has been used to form the emitter in p-n-p transistors. Various polysilicon deposition conditions, interface preparation treatments prior to deposition, and post-deposition anneals were investigated. Unannealed devices lacking a deliberately grown interfacial oxide gave effective emitter Gummel numbers G E of 7-9×10-12s cm-4 combined with emitter resistances R E of approximately 8 μΩcm2. Introduction of a chemically grown interfacial oxide increased G E to 2×10 14s cm-4, but also raised R E by a factor of three. Annealing at 900°C following polysilicon deposition raised G E values for transistors lacking deliberate interfacial oxide to approximately 6×1013s cm-4, but had little effect of G E for devices with interfacial oxide. Both types of annealed devices gave R E values in the range 1-2 μΩcm2
Keywords
annealing; bipolar transistors; chemical vapour deposition; semiconductor technology; 900 C; CVD; annealing; bipolar transistors; chemically grown interfacial oxide; deposition conditions; emitter Gummel numbers; emitter resistances; interface preparation treatments; p-n-p transistors; polycrystalline Si:B; post-deposition anneals; Annealing; Chemicals; Contact resistance; Councils; Electric resistance; Electric variables; Ion implantation; Photovoltaic cells; Silicon; Surface resistance;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/16.24359
Filename
24359
Link To Document