DocumentCode
977585
Title
Absolute response error bounds for floating point digital filters in state space representation
Author
Bauer, Peter H.
Author_Institution
Dept. of Electr. Eng., Notre Dame Univ., IN, USA
Volume
42
Issue
9
fYear
1995
fDate
9/1/1995 12:00:00 AM
Firstpage
610
Lastpage
613
Abstract
A deterministic study of the zero input asymptotic behavior of second order state space digital filters with floating point arithmetic is carried out. Using a consecutive bound reduction method, asymptotic bounds on the state response are derived. It is shown, that by using a relatively small number of mantissa bits, for many systems, limit cycles occur only in underflow conditions. The results in this paper confirm previous knowledge obtained from direct form filters, that limit cycles in any linearly stable system implemented in floating point arithmetic can be made arbitrarily small by choosing a sufficiently large mantissa and exponent register length. The analysis also shows, that the quantization and reformatting scheme have little effect on the derived error bounds
Keywords
digital filters; error analysis; filtering theory; floating point arithmetic; limit cycles; state-space methods; absolute response error bounds; asymptotic state response bounds; consecutive bound reduction method; error bounds; floating point arithmetic; floating point digital filters; limit cycles; linearly stable system; quantization scheme; reformatting scheme; second order digital filters; state space representation; underflow conditions; zero input asymptotic behavior; Digital filters; Digital signal processing; Digital signal processors; Floating-point arithmetic; Limit-cycles; Linear systems; Quantization; Registers; Signal processing algorithms; State-space methods;
fLanguage
English
Journal_Title
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
Publisher
ieee
ISSN
1057-7130
Type
jour
DOI
10.1109/82.466642
Filename
466642
Link To Document