Title :
Experimental realisation of a full adder by substrate fed threshold logic structure
Author :
Han, C.H. ; Kim, Choong Ki
Author_Institution :
Korea Advanced Institute of Science & Technology, Department of Electrical Engineering, Seoul, Korea
Abstract :
A full adder has been designed and fabricated utilising substrate fed threshold logic. The internal operation is performed by four-valued threshold currents while the input and output signals are of binary form. The delay times of the experimental circuit operating with 10 ¿A per injection window have been measured as 5 ¿s for the sums and 1 ¿s for the carry.
Keywords :
adders; integrated logic circuits; many-valued logics; threshold logic; binary form; delay times; four-valued threshold currents; full adder; logic ICs; substrate fed threshold logic structure;
Journal_Title :
Electronics Letters
DOI :
10.1049/el:19830418
