Optimisation in resolving the buried line potential of VLSI circuits

During inspection or failure analysis of integrated circuits using an electron beam tester, an additional uncertainty linked to the operating conditions and structures under test must be considered to determine the potential of buried lines, apart from the systematic errors generally expected.